
Florian Maurer, M.Sc.
Research Associate
Technical University of Munich
TUM School of Computation, Information and Technology
Chair of Integrated Systems
Arcisstr. 21
80290 München
Germany
Phone: +49.89.289.23870
Fax: +49.89.289.28323
Building: N1 (Theresienstr. 90)
Room: N2117
Email: flo.maurer@tum.de
PGP: 4BDA 3220 67D6 86CD C4A9 7CC5 0F74 8369 E8AF 2BFF
CURRICULUM VITAE
- Since November 2018: Doctoral Candidate at LIS
- 2018: M.Sc., Electrical and Computer Engineering, Technische Universität München
Master Thesis: "Hierarchical Control Structure for Autonomic MPSoCs" - 05/2018 - 09/2018: Master Thesis at UC Irvine, CA, USA
- 2016: B.Sc. Electrical and Computer Engineering, Technische Universität München
Bachelor Thesis: "Design, Simulation and Optimization of a Variable Optical Attenuator Driver" - Intern / Working Student at:
- DR. JOHANNES HEIDENHAIN GmbH
- Duschl Ingenieure GmbH & Co KG
- Elektrotechnik Pichler
- Tutor for:
- Labcourse Crypto Implementation
- Lab Electrical Engineering
- MATLAB in Stochastic Signals
Teaching
Project Laboratory IC Design (SS 2019 - SS 2020)
Digitaltechnik (since WS 2020/21)
System-on-Chip Solutions & Architecture (since WS 2021/22)
Summer School Workshop (WS 2022/23)
Interested in an internship or a thesis? Please send me an email.
The given type of work is just a guideline and could be changed if needed.
From time to time, there might be some work, that is not announced yet. Feel free to ask!
Duckietown Autonomous Driving Pipeline - Assignement of Processing Ressources
Description
At LIS we want to use the Duckietown hardware and software ecosystem for experimenting with our reinforcement learning based learning classifier tables (LCT) as part of the control system of the Duckiebots: https://www.ce.cit.tum.de/lis/forschung/aktuelle-projekte/duckietown-lab/
More information on Duckietown can be found on https://www.duckietown.org/.
In this student work, we want to enable the use of the GPU in the Lane Detection.
Previous work already experimented with CuPy and CUDA on the NVIDIA Jetson Nano Platform and realized, that they are optimized for PCIe-attached GPUs. In the Jetson Nano, we have a shared memory model, where the GPU shares the main memory with the cpu. Hence, CuPy and co can't enable the complete potential of GPU processing, yet.
Goal of this work is to optimize the GPU usage to benefit from offloading parts of the Lane Detection Alogithm from the CPU and execute them accelerated on the GPU.
Prerequisites
- Knowledge about GPU Programming
- Python
Contact
flo.maurer@tum.de
Supervisor:
LCS for Real-Time Systems
Learning Classifier Systems
Description
LCS, especially XCS, have been shown to be effective for design space exploration.
Recently they have been applied to control problems more often.
Hereby, it's important to consider if the learning is applied online / while execution or offline / before execution.
This seminar should investigate the challenges of employing RL to Real-Time Problems.
- save exploration
- inserting new rules
Contact
flo.maurer@tum.de
Supervisor:
Types of Caching
Description
When we talk about "caches" is's clear, that we talk about dedicated hardware.
But there exist many other types of caching in the context of IT. Just have a look at the search results here: https://scholar.google.de/scholar?q=caching
This seminar should investigate in which contexts computer scientists talk about caching, which purpose it has and what are the HW and SW requirements.
Contact
flo.maurer@tum.de
Supervisor:
RL in Control Problems
Description
RL is able to play games like Go (https://www.nature.com/articles/nature16961).
But how does it suceed in control?
This seminar should look into how RL engineers are trying to solve control problems: https://arxiv.org/pdf/1806.09460.pdf
Contact
flo.maurer@tum.de
Supervisor:
Duckietown Autonomous Driving Pipeline - PCIe Driver for ARM64
Description
At LIS we want to use the Duckietown hardware and software ecosystem for experimenting with our reinforcement learning based learning classifier tables (LCT) as part of the control system of the Duckiebots: https://www.ce.cit.tum.de/lis/forschung/aktuelle-projekte/duckietown-lab/
More information on Duckietown can be found on https://www.duckietown.org/.
In this student work, we want to enable the use of the FPGA in the Lane Detection.
Therefore, we need to port the xdma driver from xilinx from x86 to aarch64, as our Duckiebots run on the NVDIA Jetson Nano Platform (ARM64).
Further, this work should provide a Python wrapper for this driver to use it within Python.
Prerequisites
- Knowledge about Linux drivers and PCIe
Contact
flo.maurer@tum.de
Supervisor:
Duckietown Autonomous Driving Pipeline - FPGA
Description
At LIS we want to use the Duckietown hardware and software ecosystem for experimenting with our reinforcement learning based learning classifier tables (LCT) as part of the control system of the Duckiebots: https://www.ce.cit.tum.de/lis/forschung/aktuelle-projekte/duckietown-lab/
More information on Duckietown can be found on https://www.duckietown.org/.
In this student work, we want to enable the use of the FPGA in the Lane Detection.
Therefore, the different stages of the Lande Detection Pipeline should be ported to FPGA.
In order to comunicate with the NVIDIA Jetson Nano Platform, the ported algorithm has to connect to the XILINX PCIE DMA IP-Core.
Prerequisites
- Knowledge about VHDL and Xilinx IP-cores
Contact
flo.maurer@tum.de
Supervisor:
Duckietown Autonomous Driving Pipeline - Assignement of Processing Ressources
Description
At LIS we want to use the Duckietown hardware and software ecosystem for experimenting with our reinforcement learning based learning classifier tables (LCT) as part of the control system of the Duckiebots: https://www.ce.cit.tum.de/lis/forschung/aktuelle-projekte/duckietown-lab/
More information on Duckietown can be found on https://www.duckietown.org/.
In this student work, we want to enable the use of the GPU in the Lane Detection.
Previous work already experimented with CuPy and CUDA on the NVIDIA Jetson Nano Platform and realized, that they are optimized for PCIe-attached GPUs. In the Jetson Nano, we have a shared memory model, where the GPU shares the main memory with the cpu. Hence, CuPy and co can't enable the complete potential of GPU processing, yet.
Goal of this work is to optimize the GPU usage to benefit from offloading parts of the Lane Detection Alogithm from the CPU and execute them accelerated on the GPU.
Prerequisites
- Knowledge about GPU Programming
- Python
Contact
flo.maurer@tum.de
Supervisor:
Duckietown Bring-Up
Description
At LIS we want to use the Duckietown hardware and software ecosystem for experimenting with our reinforcement learning based learning classifier tables (LCT) as part of the control system of the Duckiebots: https://www.ce.cit.tum.de/lis/forschung/aktuelle-projekte/duckietown-lab/
More information on Duckietown can be found on https://www.duckietown.org/.
Towards this goal, we need a (followup) working student who is improving the current infrastructure.
Towards this goal, the following three major tasks are necessary:
- Developping an infrastructure to track and visualize measurement data of the platform (e.g. CPU utilization) as well as the executed application.
- During this task also the source and periodicity of already provided data should be analyzed.
- Setting up all Duckiebots incl. all their features and a pipeline to reflash them in case it's needed.
- FPGA-Extension: Searching for a concept, as well as implementing it.
- Final goal: demonstration of data exchange between NVIDIA Jetson and FPGA including protocol to specify the type of transfered data
Contact
flo.maurer@tum.de
Supervisor:
Duckietown - Computer Vision Based Measurements for Performance Analyzes
Description
At LIS, we want to use the Duckietown hardware and software ecosystem for experimenting with our reinforcement learning based learning classifier tables (LCTs) as part of the control system of the Duckiebots: https://www.ce.cit.tum.de/lis/forschung/aktuelle-projekte/duckietown-lab/
More information on Duckietown can be found on https://www.duckietown.org/.
Currently, we are developing the infrastructure for our LCT experiments.
While several students are improving on the autonomous driving abilities of the Duckiebots, this work's goal is to develop a system which provides insights into the bots' driving performance.
Therefore, we need objective measurements by a third party which allow us to compare the driving performance (average speed, deviation from optimal line, …) between bots which might run different SW.
To compare specific scenarios, these measurements shouldn't only be a time series, but be enhanced by the position of the respective bot at this point in time. Similar to the modern sports apps: https://www.outdooractive.com/de/route/wanderung/tegernsee-schliersee/auf-dem-prinzenweg-vom-schliersee-an-den-tegernsee/1374189/#dm=1.
Towards this goal it's required to develop a camera-based mechanism, which identifies bots in the field, extracts their concrete position and calculates certain metrics like direction, velocity, on / off lane, spinning, deviation from ideal line, ….
This data then should be logged to be analyzed + visualized later.
Depending on the type of work (BA/FP vs MA) this work might include to enhance these measurements with internal data of the bots to compare internal and external perception, and to develop tools for easy analysis.
Prerequisites
- independent work style
- problem solving skills
- computer vision knowledge (openCV)
- programming skills (we are open which framework is used - Python, C++ (Qt), Matlab, ...
- Linux basics (permissions)
Contact
flo.maurer@tum.de
Supervisor:
Types of Caching
Description
When we talk about "caches" is's clear, that we talk about dedicated hardware.
But there exist many other types of caching in the context of IT. Just have a look at the search results here: https://scholar.google.de/scholar?q=caching
This seminar should investigate in which contexts computer scientists talk about caching, which purpose it has and what are the HW and SW requirements.
Contact
flo.maurer@tum.de
Supervisor:
Cache Coherency Between Compute Nodes
Description
Although its age, cache coherency is part of lots of ongoing research.
With the developement of Network on Chips (NoCs) to place more CPUs on a single compute node directory based coherency protocols got used more.
This seminar should look at coherency beyond the scope of single compute nodes (chips) using NOCs, but at interconnected compute nodes.
A first idea for coherency between connected compute nodes was developed already in the 90s: https://ieeexplore.ieee.org/document/6182605
Starting from there, we want to see which developement was in this topic and which types of architectures were targeted.
Contact
flo.maurer@tum.de
Supervisor:
Duckietown Autonomous Driving Pipeline - Performance Improvement
Description
At LIS we want to use the Duckietown hardware and software ecosystem for experimenting with our reinforcement learning based learning classifier tables (LCT) as part of the control system of the Duckiebots: https://www.ce.cit.tum.de/lis/forschung/aktuelle-projekte/duckietown-lab/
More information on Duckietown can be found on https://www.duckietown.org/.
In this student work, we want to improve single stages of the image processing pipeline.
A first step is to analyse the image processing pipeline.
Afterwards the one with the biggest bottleneck in terms of functional accuracy or computation is selected to be optimized according to state of the art methods (literature research required).
Finally, the improvements should be measured and compared to before.
Supervisor:
Finished Work
- Implementing GPU-Accelerated Lane Detection Algorithm: GPU Performance Slower than CPU in Analysis
(Research Internship, Jiang Shuai, 2023) - Revision of Learning Classifier Tables to Handle Temporarily Unachievable Goals
(Master Thesis, Michael Meidinger, 2023) - Docker Maintanance for Duckietown
(Working Student, Teodora Ljubevska, 2023) - Improved Line Segment Detection in Duckietown’s Autonomous Driving Pipeline
(Bachelor Thesis, Matthias Schlemmer, 2023) - Implementation of Learning Classifier Tables for Power Reduction in Autonomous Driving Applications
(Bachelor Thesis, Ethan Allan, 2023) - Extending Duckietown Robots Via Learning Classifier Tables: Optimization of Speed in Autonomous Driving
(Bachelor Thesis, Zara Weir, 2023) - Development of a Simulation Model for RL-based Task Scheduling in Simulink
(Bachelor Thesis, Diane Gerber, 2023) - Recognition of Unachievable Goals in Reinforcement Learning
(Research Internship, Michael Meidinger, 2023) - Hardware in the Loop for Reinforcement Learning Investigation
(Bachelor Thesis, Youssef Sharafaldin, 2023) - Reward Function Design for Reinforcement Learning
(Bachelor Thesis, Lara Mehlsam, 2023) - Hardware Implementation of a Hybrid Reinforcement Learning Environment for Development and Demonstration
(Bachelor Thesis, Yiming Lu, 2022) - Developer-Friendly Simulation Environment for Reinforcement Learning-Based MPSoC Runtime Optimization
(Bachelor Thesis, Jakob Hölzl, 2022) - RTEMS on Leon3
(Research Internship, Roberto Ruano Martinez, 2022) - Porting a Learning Classifier Table (LCT) for Processor Optimization from Hardware to Software and Evaluating its Usability
(Research Internship, Moritz Thoma, 2022) - Analysis of Possible DVFS Periodicities in Self-Aware MPSoCs
(Master Thesis, Thomas Hallermeier, 2022) - Development of a Self-Adaptive RL-Based Task Mapper for MPSoCs with Flexible Optimization Goals
(Master Thesis, 2022) - Development of a User-Friendly Simulation Environment for RL-Based Optimization of MPSoC Runtime Parameters
(Bachelor Thesis, Eric Christfreund, 2022) - Development of a Multi-Step Reinforcement Learning Approach for Autonomous DVFS on MPSoCs
(Master Thesis, Lorenz Völk, 2021) - Development of a Cooperative Multi-Agent RL Approach for Autonomous DVFS on MPSoCs
(Master Thesis, Klajd Zyla, 2021) - Enabling Multi-Core Capabilities in a DVFS Simulation Environment
(Research Internship, 2021) - Application Scheduling on Self-aware Embedded Systems
(Research Internship, Daniel Shkurti, 2021) - Development of a Debugger for a Reinforcement Learning Paradigm on an MPSoC
(Research Internship, Klajd Zyla, 2021) - Development of a SoC Trace Generator on an FPGA for a Trace-Based Simulation Environment
(Bachelor Thesis, Raphael Mayr, 2020) - Implementation of a Self-aware MPSoC Platform for Research on Cross-layer Resource Management
(Working Student, Klajd Zyla, 2020) - Design of a Trace-Based DVFS Simulation Environment
(Research Internship, Øivind Bakke, 2020) - Design of a Hardware-Based Debugger for a Self-Aware SoC Paradigm
(Bachelor Thesis, Klajd Zyla, 2019) - Port of a Pedestrian Recognition Software on a VHDL MPSoC
(Working Student, Ali Younessi, 2019) - HW-SW Interface Design for a Self-aware SoC Paradigm based on Hardware Machine Learning (IPF)
(Research Internship, Ozan Sahin, 2019)
2023 SS
- Reinforcement Learning in Control Problems
2023 WS
- Exploration the State-of-the-art System Resource Management and Future Direction for Multi-core Systems
2022 SS
- Tools for Software Optimization
- Survey on Model-Based Reinforcement Learning
2021 WS
- Adaptive Embedded Systems based on Learning Classifier Systems
- Evolution of P-state Transition Latencies in Modern x86 CPUs
2021 SS
- Explainable AI: A Collection of Interpretable Machine Learning Approaches and Black-Box Explanation Techniques
- Task and Communication Scheduling Mechanisms on NoC-based Platforms
2020 WS
- Learning Classifier Systems in Multistep Reinforcement Learning Problems
- Markov Decision Processes in the Context of Multi-step Learning
2020 SS
- A Survey on Common MPSoC Simulators
- Survey on Debugging Mechanisms for MPSoCs
- A Qualitative Comparison of Common Benchmark Suits, Using Predefined Hardware Focused Metrics
2019 WS
- Interplay of DVFS and DPM for energy minimization of multicore processors
- Advancements in Learning Classifier Systems
- Architectural Techniques for Runtime Power Optimization on MPSoCs
- A Survey on Machine Learning Techniques Used for Predicting Hard Drive Failures in High Performance Centers
2019 SS
- Comparison of Reinforcement Learning Based Multi Agent System Approaches
- Distributed Reinforcement Learning Approaches
- Power Optimization Methodes for MPSoCs
2023
- LCT-TL: Learning Classifier Table (LCT) with Transfer Learning for run-time SoC performance-power optimization. 16th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC 2023), 2023 more… BibTeX
- LCT-DER: Learning Classifier Table with Dynamic-sized Experience Replay for run-time SoC performance-power optimization. The Genetic and Evolutionary Computation Conference (GECCO), 2023 more… BibTeX Full text ( DOI )
- CoLeCTs: Cooperative Learning Classifier Tables for Resource Management in MPSoCs. 36th GI/ITG International Conference on Architecture of Computing Systems, 2023 more… BibTeX Full text ( DOI )
- Machine Learning in Run-Time Control of Multicore Processor Systems. it - Information Technology 0 (0), 2023 more… BibTeX Full text ( DOI )
- Information Processing Factory 2.0 - Self-awareness for Autonomous Collaborative Systems. DATE 2023, 2023 more… BibTeX Full text ( DOI )
2022
- GAE-LCT: A Run-Time GA-Based Classifier Evolution Method for Hardware LCT Controlled SoC Performance-Power Optimization. Architecture of Computing Systems, 2022 more… BibTeX Full text ( DOI )
2020
- The Self-Aware Information Processing Factory Paradigm for Mixed-Critical Multiprocessing. IEEE Transactions on Emerging Topics in Computing, 2020, 1-1 more… BibTeX Full text ( DOI )
- Emergent Control of MPSoC Operation by a Hierarchical Supervisor / Reinforcement Learning Approach. DATE 2020, 2020 more… BibTeX Full text ( DOI )
2019
- SOSA: Self-Optimizing Learning with Self-Adaptive Control for Hierarchical System-on-Chip Management. Proceedings of the 52Nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO '52), ACM, 2019 more… BibTeX Full text ( DOI )
- The Information Processing Factory: Organization, Terminology, and Definitions. , 2019 more… BibTeX
- The Information Processing Factory: A Paradigm for Life Cycle Management of Dependable Systems. ESweek, 2019 more… BibTeX Full text ( DOI )