Analyzing and understanding the memory access behaviors of applications are essential when optimizing computing systems and applications. One prominent example is the cache miss curve estimation, i.e., detecting the cache miss ratio as a function of the capacity using a memory access sequence.…
[weiterlesen]
Our paper "EtherTime: Cross-vendor Evaluation of PTP/NTP on Ethernet-based COTS Embedded Platforms" has been selected by the Award Committee as an outstanding paper at RTCSA25.
[weiterlesen]
The award is issued by the CIT student body (Fachschaft) for the best compulsory lecture in the Bachelor’s programme.
It is given for outstanding teaching performance and is the first prize which goes to a professor at CIT in Heilbronn.
[weiterlesen]
A paper titled "sys-sage: A Unified Representation of Dynamic Topologies & Attributes on HPC Systems" got accepted at ICS'24
Authors: Stepan Vanecek, Martin Schulz
Will be presented on the 7th June 2024 at the International Conference on Supercomputing (ICS'24) in Kyoto, Japan
[weiterlesen]
The paper from David Hildenbrand, Martin Schulz and Nadav Amit won a distinguished artifact award. It is freely accessible on the ACM Digital Library for one month.
Link.
https://asplos-conference.org/
[weiterlesen]
Im Rahmen des ARM University Progamms wird ARM am 27. + 28. Mai einen Workshop in den Räumlichkeiten des LRZ anbieten und ihre "Lab in a Box" Kurse zu…
[weiterlesen]
Dr.-Ing. Carsten Trinitis, Lehrstuhl für Rechnertechnik und Rechnerorganisation und Dipl.-Inf. Thomas Kittel, Lehrstuhl für IT-Sicherheit.
Hotel…
[weiterlesen]
Dr.-Ing. Carsten Trinitis, Lehrstuhl für Rechnertechnik und Rechnerorganisation und Dipl.-Inf. Thomas Kittel, Lehrstuhl für IT-Sicherheit an der…
[weiterlesen]
Dr.-Ing. Carsten Trinitis, Lehrstuhl für Rechnertechnik und Rechnerorganisation und Dipl.-Inf. Thomas Kittel, Lehrstuhl für IT-Sicherheit, beim…
[weiterlesen]
