VHDL System Design Laboratory
Lecturer (assistant) | |
---|---|
Number | 0000001853 |
Type | Practical course |
Duration | 4 SWS |
Term | Wintersemester 2024/25 |
Language of instruction | English |
Position within curricula | See TUMonline |
Admission information
Note: Attendance of the FIRST LECTURE is MANDATORY for all students, and any student who misses the first lecture will be removed from the course. Please note that only students who have received the status "Confirmed place/Fixplatz" have a spot in this course. All students with "Requirements met/Voraussetzungen erfüllt" are on the waiting list. If you are on the waiting list and still wish to attend the course, we strongly recommend that you join the first lecture, as you still have a chance to get into the course. Please note that any student who does not show up for the first lecture will be removed and will be replaced by students on the waiting list who attend the first lecture.
Objectives
Description
Prerequisites
Teaching and learning methods
Examination
Recommended literature
Links
Bachelorbereich: BSc-EI, BSES, BSEDE
WS | SS | Diskrete Mathematik für Ingenieure (BSEI, EI00460) Discrete Mathematics for Engineers (BSEDE ) (Schlichtmann) (Januar) |
WS | SS | Entwurf digitaler Systeme mit VHDL u. System C (BSEI, EI0690) (Ecker) |
SS | Entwurfsverfahren für integrierte Schaltungen (BSES, EI43811) (Schlichtmann) | |
SS | Schaltungssimulation (BSEI, EI06691) (Gräb/Schlichtmann) |
Masterbereich: MSc-EI, MSCE, ICD
SS | Advanced Topics in Communication Electronics (MSCE, MSEI, EI79002) | ||
SS | Electronic Design Automation (MSCE, MSEI, EI70610) (Schlichtmann, Tseng) | ||
WS | Design Methodology and Automation (ICD) (Schlichtmann) (Nov) | ||
WS | SS | Embedded System Design for Machine Learning (MSCE, MSEI, EI71040) (Ecker) | |
SS | Simulation and Optimization of Analog Circuits (ICD) (Gräb) (Mai) | ||
SS | Mixed Integer Programming and Graph Algorithms in Engineering Problems (MSCE, MSEI, EI71059) (Tseng) | ||
WS | SS | Numerische Methoden der Elektrotechnik (MSEI, EI70440) (Schlichtmann oder Truppel) | |
WS WS | SS | Seminar VLSI-Entwurfsverfahren (MSEI, EI7750) (Schlichtmann) Seminar on Topics in Electronic Design Automation (MSCE, EI77502) (Schlichtmann) | |
WS | SS | Synthesis of Digital Systems (MSCE, MSEI, EI70640) (Geier) | |
WS | Testing Digital Circuits (MSCE, MSEI, EI50141) (Otterstedt) | ||
WS | SS | VHDL System Design Laboratory (MSCE, MSEI, EI7403) (Schlichtmann) |
BSES: Bachelor of Science Engineering Science (TUM-ED)
BSEDE: Bachelor of Science in Electronics and Data Engineering
(TUM-Asia)
ICD: Master of Science in Integrated Circuit Design (TUM-Asia)
MSCE: Master of Science in Communications Engineering (TUM)
MSEI: Master of Science in Elektrotechnik und Informationstechnik
BSEI: Bachelor of Science in Elektrotechnik und Informationstechnik