Digital System Design with VHDL

Lecturer (assistant)
Number0000005077
Type
Duration4 SWS
TermSommersemester 2024
Language of instructionEnglish
Position within curriculaSee TUMonline

Admission information

Objectives

The students will learn the abstraction, modeling and design techniques. Furthermore, the students will be familiar with an industrial design system and the modeling language VHDL (WS) and SystemC (SS).

Description

The return of assignments must be via Moodle according to schedule. Groups with up to 4 students may be formed to build the model. The contribution of each student to the model must be documented in the model. Delivery deadlines to be announced The simulation of the models is essential, the tool Vivado from Xilinx can (and must) be downloaded for that purpose. Models will be reviewed and contribute overall 50% to the final grade. The content of the lecture covers the Hardware description languages VHDL and SystemC, design methodology with VHDL and SystemC, VHDL/SystemC modeling, VHDL/SystemC simulation and VHDL register-transfer synthesis. There will be computer lab exercises in VHDL/SystemC modeling, automatic synthesis and selected synthesis methods. Hardware description language VHDL and SystemC, design methodology with VHDL and SystemC, VHDL/SystemC modeling, VHDL/SystemC simulation and VHDL/SystemC synthesis, methods of logic synthesis, register-transfer synthesis and high-level synthesis; computer lab exercises in VHDL/SystemC modeling, automatic synthesis and selected synthesis methods.

Prerequisites

Basis knowledge of digital design and programming language (C or C++) is absolutely necessary.

Teaching and learning methods

Exemplary learning is used. With help of an MIPS2 subsystem the requirements will be motivated, represented and generalized. The understanding will be deepened by team work under industrial techniques. Following media will be used: - Presentations as handouts - Case studies - Template solutions

Examination

Module examination with the following components: - Final exam, 60 min (50%) - Graded homework and projects (Several mdoules and architecture elements of a RISC-V processor) (50%) In the final exam, it is demonstrated across all sub-steps of the design of an electronic system that the student is able to analyze a design problem and find appropriate solution steps in a given time. During the semester, the student demonstrates that he/she is able to work independently on design tasks as a project using four major system components.

Recommended literature

Following literature is recommended: * Computer Organization And Design The Hardware/Software Interface; David A. Patterson, John L. Hennessy, Elsevier * John L. Hennessy, David A. Patterson: Computer Architecture - A Quantitative Approach, Elsevier / Morgan Kaufmanns Publishers. * Dominic Sweetman: See MIPS Run Linux, Elsevier / Morgan Kaufmanns Publishers. * Peter Ashenden: The Designer’s Guide to VHDL, Morgan Kaufmann Series in Systems on Silicon) * Thinking in C++ 2nd Edition by Bruce Eckel * SystemC: From the Ground Up (the Kluwer International Series in Engineering & Computer Science) (Hardcover) * Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Internet Resources: http://en.wikipedia.org/wiki/MIPS_architecture http://www.mips.com/products/processors/ http://tams-www.informatik.uni-hamburg.de/vhdl/doc/cookbook/VHDL-Cookbook.pdf

Links


All courses

Bachelorbereich: BSc-EI, MSE, BSEDE

  WS SS Diskrete Mathematik für Ingenieure (BSEI, EI00460) Discrete Mathematics for Engineers (BSEDE ) (Schlichtmann) (Januar)
WS SS Entwurf digitaler Systeme mit VHDL u. System C (BSEI, EI0690) (Ecker)
  SS Entwurfsverfahren für integrierte Schaltungen (MSE, EI43811) (Schlichtmann)
WS   Methoden der Unternehmensführung (BSEI, EI0481) (Weigel)
WS   Praktikum System- und Schaltungstechnik (BSEI, EI0664) (Schlichtmann et al.)
  SS Schaltungssimulation (BSEI, EI06691) (Gräb/Schlichtmann)

 

Masterbereich: MSc-EI, MSCE, ICD

  SS Advanced Topics in Communication Electronics (MSCE, MSEI, EI79002)  
WS   Electronic Design Automation (MSCE, MSEI, EI70610) (B. Li, Tseng)  
WS   Design Methodology and Automation (ICD) (Schlichtmann) (Nov)  
WS SS Machine Learning: Methods and Tools (MSCE, MSEI, EI71040) (Ecker)  
WS SS SS Mathematical Methods of Circuit Design (MSCE, MSEI, EI74042) (Gräb) Simulation and Optimization of Analog Circuits (ICD) (Gräb) (Mai)  
WS   Mixed Integer Programming and Graph Algorithms in Engineering Problems (MSCE, MSEI, EI71059) (Tseng)  
WS SS Numerische Methoden der Elektrotechnik (MSEI, EI70440) (Schlichtmann oder Gräb)  
WS WS SS Seminar VLSI-Entwurfsverfahren (MSEI, EI7750) (Schlichtmann/Müller-Gritschneder) Seminar on Topics in Electronic Design Automation (MSCE, EI77502) (Schlichtmann/Müller-Gritschneder)  
WS SS Synthesis of Digital Systems (MSCE, MSEI, EI70640) (Müller-Gritschneder)  
WS   Testing Digital Circuits (MSCE, MSEI, EI50141) (Otterstedt)  
WS   Timing of Digital Circuits (MSCE, MSEI, EI70550) (B. Li, Zhang)  
WS SS VHDL System Design Laboratory (MSCE, MSEI, EI7403) (Schlichtmann)  

MSE: Munich School of Engineering (TUM)

BSEDE: Bachelor of Science in Electronics and Data Engineering (TUM-Asia)

ICD: Master of Science in Integrated Circuit Design (TUM-Asia)

MSCE: Master of Science in Communications Engineering (TUM)

MSEI: Master of Science in Elektrotechnik und Informationstechnik

BSEI: Bachelor of Science in Elektrotechnik und Informationstechnik

Aktuelle Infos zur Lehre/Current information on teaching: https://www.tum.de/die-tum/aktuelles/coronavirus/studium/, www.ei.tum.de