HDL Chip Design Laboratory
| Lecturer (assistant) | |
|---|---|
| Number | 0000000035 |
| Type | practical training |
| Duration | 4 SWS |
| Term | Sommersemester 2026 |
| Language of instruction | English |
| Position within curricula | See TUMonline |
- 07.07.2026 11:00-15:00 2977, Studentenarbeit m. DV
- 09.07.2026 11:00-15:00 2977, Studentenarbeit m. DV
- 14.07.2026 11:00-15:00 2977, Studentenarbeit m. DV
- 16.07.2026 11:00-15:00 2977, Studentenarbeit m. DV
Admission information
Description
Concept of hardware description language (Verilog); build an end-to-end communication chain including a UART interface, Huffman source encoding, convolutional channel encoding, and 16-QAM digital modulation; apply hardware description languages to design each module; integrate the modules into a complete system; verify the design through simulation and FPGA implementation.
Prerequisites
Fundamentals of digital logic design
Fundamentals of programming
Fundamentals of programming
Teaching and learning methods
Learning Method:
The course follows a structured, two-phase approach to build both theoretical knowledge and practical skills.
1. Foundational Learning: Students begin by acquiring a solid understanding of Verilog HDL through several theoretical lectures. This knowledge is reinforced with lecture slides and an interactive web platform for hands-on practice.
2. Applied Learning: Following the lectures, students transition to a semester-long laboratory project. They apply their knowledge by working through a series of guided tasks of increasing complexity, as outlined in the provided task manual. This project-based method ensures students learn by doing, culminating in the implementation of a complete digital system.
Teaching Method:
The course is delivered through a blend of direct instruction and supported, independent lab work.
Lectures: The course begins with instructor-led lectures to introduce core concepts.
Laboratory Work: For the practical part of the course, students are provided with an FPGA board, a detailed task manual, and test codes.
Flexible Support: Students have the flexibility to work in a dedicated lab room or on their own PCs. Tutors are available in the lab during scheduled hours each week to provide direct instruction, answer questions, and offer support.
The course follows a structured, two-phase approach to build both theoretical knowledge and practical skills.
1. Foundational Learning: Students begin by acquiring a solid understanding of Verilog HDL through several theoretical lectures. This knowledge is reinforced with lecture slides and an interactive web platform for hands-on practice.
2. Applied Learning: Following the lectures, students transition to a semester-long laboratory project. They apply their knowledge by working through a series of guided tasks of increasing complexity, as outlined in the provided task manual. This project-based method ensures students learn by doing, culminating in the implementation of a complete digital system.
Teaching Method:
The course is delivered through a blend of direct instruction and supported, independent lab work.
Lectures: The course begins with instructor-led lectures to introduce core concepts.
Laboratory Work: For the practical part of the course, students are provided with an FPGA board, a detailed task manual, and test codes.
Flexible Support: Students have the flexibility to work in a dedicated lab room or on their own PCs. Tutors are available in the lab during scheduled hours each week to provide direct instruction, answer questions, and offer support.
Links
Bachelorbereich: BSc-EI, BSES, BSEDE
| SS | Diskrete Mathematik für Ingenieure (BSEI, EI00460) (Schlichtmann) | |
| WS | Discrete Mathematics for Engineers (BSEDE) (Schlichtmann) | |
| WS | Grundlagen der Elektrotechnik I (BSES, EI10014) (Schlichtmann) | |
| WS | SS | Entwurf digitaler Systeme mit VHDL u. System C (BSEI, EI0690) (Ecker) |
| SS | Entwurfsverfahren für integrierte Schaltungen (BSES, EI43811) (Schlichtmann) | |
| SS | Schaltungssimulation (BSEI, EI06691) (Schlichtmann/ Leibl) |
Masterbereich: MSc-EI, MSCE, ICD
| SS | Advanced Topics in Communication Electronics (MSCE, EI79002) | ||
| SS | Electronic Design Automation (MSMCD, MSCE, MSEI, EI70610) (Schlichtmann, Tseng) | ||
| WS | Design Methodology and Automation (ICD) (Schlichtmann) | ||
| WS | Embedded System Design for Machine Learning (MSCE, MSEI, EI71040) (Ecker) | ||
| SS | Simulation and Optimization of Analog Circuits (ICD) (Gräb) | ||
| SS | Mixed Integer Programming and Graph Algorithms in Engineering Problems (MSMCD, MSCE, MSEI, EI71059) (Tseng) | ||
| WS | SS | Numerische Methoden der Elektrotechnik (MSEI, EI70440) (Schlichtmann/ Truppel) | |
WS WS | SS | Seminar VLSI-Entwurfsverfahren (MSEI, EI7750) (Schlichtmann) Seminar on Topics in Electronic Design Automation (MSMCD, MSCE, EI77502) (Schlichtmann) | |
| WS | SS | Synthesis of Digital Systems (MSCE, MSEI, EI70640) (Geier) | |
| WS | Testing Digital Circuits (MSMCD, MSCE, MSEI, EI50141) (Otterstedt) | ||
| WS | SS | VHDL System Design Laboratory (MSCE, MSEI, EI7403) (Schlichtmann) | |
| WS | SS | HDL Chip Design Laboratory (MSMCD, CIT431016) (Schlichtmann) |
BSES: Bachelor of Science Engineering Science (TUM-ED)
BSEDE: Bachelor of Science in Electronics and Data Engineering (TUM-Asia)
ICD: Master of Science in Integrated Circuit Design (TUM-Asia)
MSMCD: Master of Science in Microelectronics and Chip Design (TUM)
MSCE: Master of Science in Communications Engineering (TUM)
MSEI: Master of Science in Elektrotechnik und Informationstechnik
BSEI: Bachelor of Science in Elektrotechnik und Informationstechnik